Retrograde well structure for a CMOS imager

ABSTRACT

A retrograde and periphery well structure for a CMOS imager is disclosed which improves the quantum efficiency and signal-to-noise ratio of the photosensing portion imager. The retrograde well comprises a doped region with a vertically graded dopant concentration that is lowest at the substrate surface, and highest at the bottom of the well. A single retrograde well may have a single pixel sensor cell, multiple pixel sensor cells, or even an entire array of pixel sensor cells formed therein. The highly concentrated region at the bottom of the retrograde well repels signal carriers from the photosensor so that they are not lost to the substrate, and prevents noise carriers from the substrate from diffusing up into the photosensor. The periphery well contains peripheral logic circuitry for the imager. By providing retrograde and peripheral wells, circuitry in each can be optimized. Also disclosed are methods for forming the retrograde and peripheral well.

CROSS REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. patent application Ser. No. 09/645,582, entitled “Retrograde Well Structure For A CMOS Imager,” filed Aug. 25, 2000, now U.S. Pat. No. 6,445,014, which is a continuation-in-part of U.S. patent application Ser. No. 09/334,261, filed Jun. 16, 1999, entitled “Retrograde Well Structure For A CMOS Imager,” now U.S. Pat. No. 6,310,366, the entirety of the disclosure of each related application is hereby incorporated by reference herein.

FIELD OF THE INVENTION

The present invention relates generally to improved semiconductor imaging devices and in particular to a silicon imaging device that can be fabricated using a standard CMOS process.

BACKGROUND OF THE INVENTION

There are a number of different types of semiconductor-based imagers, including charge coupled devices (CCDs), photodiode arrays, charge injection devices and hybrid focal plane arrays. CCD technology is often employed for image acquisition and enjoys a number of advantages which makes it the incumbent technology, particularly for small size imaging applications. CCDs are capable of large formats with small pixel size and they employ low noise charge domain processing techniques.

However, CCD imagers also suffer from a number of disadvantages. For example, they are susceptible to radiation damage, they exhibit destructive read-out over time, they require good light shielding to avoid image smear and they have a high power dissipation for large arrays. Additionally, while offering high performance, CCD arrays are difficult to integrate with CMOS processing in part due to a different processing technology and to their high capacitances, complicating the integration of on-chip drive and signal processing electronics with the CCD array. While there have been some attempts to integrate on-chip signal processing with CCD arrays, these attempts have not been entirely successful. CCDs also must transfer an image by line charge transfers from pixel to pixel, requiring that the entire array be read out into a memory before individual pixels or groups of pixels can be accessed and processed. This takes time. CCDs may also suffer from incomplete charge transfer from pixel to pixel which results in image smear.

Because of the inherent limitations in CCD technology, there is an interest in CMOS imagers for possible use as low cost imaging devices. A fully compatible CMOS sensor technology enabling a higher level of integration of an image array with associated processing circuits would be beneficial to many digital applications such as, for example, in cameras, scanners, machine vision systems, vehicle navigation systems, video telephones, computer input devices, surveillance systems, auto focus systems, star trackers, motion detection systems, image stabilization systems and data compression systems for high-definition television.

The advantages of CMOS imagers over CCD imagers are that CMOS imagers have a low voltage operation and low power consumption; CMOS imagers are compatible with integrated on-chip electronics (control logic and timing, image processing, and signal conditioning such as A/D conversion); CMOS imagers allow random access to the image data; and CMOS imagers have lower fabrication costs as compared with the conventional CCD because standard CMOS processing techniques can be used. Additionally, low power consumption is achieved for CMOS imagers because only one row of pixels at a time needs to be active during the readout and there is no charge transfer (and associated switching) from pixel to pixel during image acquisition. On-chip integration of electronics is particularly advantageous because of the potential to perform many signal conditioning functions in the digital domain (versus analog signal processing) as well as to achieve a reduction in system size and cost.

A CMOS imager circuit includes a focal plane array of pixel cells, each one of the cells including either a photogate, photoconductor or a photodiode overlying a substrate for accumulating photo-generated charge in the underlying portion of the substrate. A readout circuit is connected to each pixel cell and includes at least an output field effect transistor formed in the substrate and a charge transfer section formed on the substrate adjacent the photogate, photoconductor or photodiode having a sensing node, typically a floating diffusion node, connected to the gate of an output transistor. The imager may include at least one electronic device such as a transistor for transferring charge from the underlying portion of the substrate to the floating diffusion node and one device, also typically a transistor, for resetting the node to a predetermined charge level prior to charge transference.

In a CMOS imager, the active elements of a pixel cell perform the necessary functions of: (1) photon to charge conversion; (2) accumulation of image charge; (3) transfer of charge to the floating diffusion node accompanied by charge amplification; (4) resetting the floating diffusion node to a known state before the transfer of charge to it; (5) selection of a pixel for readout; and (6) output and amplification of a signal representing pixel charge. Photo charge may be amplified when it moves from the initial charge accumulation region to the floating diffusion node. The charge at the floating diffusion node is typically converted to a pixel output voltage by a source follower output transistor. The photosensitive element of a CMOS imager pixel is typically either a depleted p-n junction photodiode or a field induced depletion region beneath a photogate. For photodiodes, image lag can be eliminated by completely depleting the photodiode upon readout.

CMOS imagers of the type discussed above are generally known as discussed, for example, in Nixon et al., “256×256 CMOS Active Pixel Sensor Camera-on-a-Chip,” IEEE Journal of Solid-State Circuits, Vol. 31(12), pp.2046-2050 (1996); Mendis et al., “CMOS Active Pixel Image Sensors,” IEEE Transactions on Electron Devices, Vol. 41(3), pp. 452-453 (1994), as well as U.S. Pat. No. 5,708,263 and U.S. Pat. No. 5,471,515, which are herein incorporated by reference.

To provide context for the invention, an exemplary CMOS imaging circuit is described below with reference to FIG. 1. The circuit described below, for example, includes a photogate for accumulating photo-generated charge in an underlying portion of the substrate. It should be understood that the CMOS imager may include a photodiode or other image to charge converting device, in lieu of a photogate, as the initial accumulator for photo-generated charge.

Reference is now made to FIG. 1 which shows a simplified circuit for a pixel of an exemplary CMOS imager using a photogate and having a pixel photodetector circuit 14 and a readout circuit 60. It should be understood that while FIG. 1 shows the circuitry for operation of a single pixel, that in practical use there will be an M×N array of pixels arranged in rows and columns with the pixels of the array accessed using row and column select circuitry, as described in more detail below.

The photodetector circuit 14 is shown in part as a cross-sectional view of a semiconductor substrate 16 typically a p-type silicon, having a surface well of p-type material 20. An optional layer 18 of p-type material may be used if desired, but is not required. Substrate 16 may be formed of, for example, Si, SiGe, Ge, or GaAs. Typically the entire substrate 16 is p-type doped silicon substrate and may contain a surface p-well 20 (with layer 18 omitted), but many other options are possible, such as, for example p on p− substrates, p on p+ substrates, p-wells in n-type substrates or the like. The terms wafer or substrate used in the description includes any semiconductor-based structure having an exposed surface in which to form the circuit structure used in the invention. Wafer and substrate are to be understood as including silicon-on-insulator (SOI) technology, silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a wafer or substrate in the following description, previous process steps may have been utilized to form regions/junctions in the base semiconductor structure or foundation.

An insulating layer 22 such as, for example, silicon dioxide is formed on the upper surface of p-well 20. The p-type layer may be a p-well formed in substrate 16. A photogate 24 thin enough to pass radiant energy or of a material which passes radiant energy is formed on the insulating layer 22. The photogate 24 receives an applied control signal PG which causes the initial accumulation of pixel charges in n+ region 26. The n+ type region 26, adjacent one side of photogate 24, is formed in the upper surface of p-well 20. A transfer gate 28 is formed on insulating layer 22 between n+ type region 26 and a second n+ type region 30 formed in p-well 20. The n+ regions 26 and 30 and transfer gate 28 form a charge transfer transistor 29 which is controlled by a transfer signal TX. The n+ region 30 is typically called a floating diffusion region. It is also a node for passing charge accumulated thereat to the gate of a source follower transistor 36 described below.

A reset gate 32 is also formed on insulating layer 22 adjacent and between n+ type region 30 and another n+ region 34 which is also formed in p-well 20. The reset gate 32 and n+ regions 30 and 34 form a reset transistor 31 which is controlled by a reset signal RST. The n+ type region 34 is coupled to voltage source V_(DD), e.g., 5 volts. The transfer and reset transistors 29, 31 are n-channel transistors as described in this implementation of a CMOS imager circuit in a p-well. It should be understood that it is possible to implement a CMOS imager in an n-well in which case each of the transistors would be p-channel transistors. It should also be noted that while FIG. 1 shows the use of a transfer gate 28 and associated transistor 29, this structure provides advantages, but is not required.

Photodetector circuit 14 also includes two additional n-channel transistors, source follower transistor 36 and row select transistor 38. Transistors 36, 38 are coupled in series, source to drain, with the source of transistor 36 also coupled over lead 40 to voltage source V_(DD) and the drain of transistor 38 coupled to a lead 42. The drain of row select transistor 38 is connected via conductor 42 to the drains of similar row select transistors for other pixels in a given pixel row. A load transistor 39 is also coupled between the drain of transistor 38 and a voltage source V_(SS), e.g. 0 volts. Transistor 39 is kept on by a signal V_(LN) applied to its gate.

The imager includes a readout circuit 60 which includes a signal sample and hold (S/H) circuit including a S/H n-channel field effect transistor 62 and a signal storage capacitor 64 connected to the source follower transistor 36 through row transistor 38. The other side of the capacitor 64 is connected to a source voltage V_(SS). The upper side of the capacitor 64 is also connected to the gate of a p-channel output transistor 66. The drain of the output transistor 66 is connected through a column select transistor 68 to a signal sample output node V_(OUTS) and through a load transistor 70 to the voltage supply V_(DD). A signal called “signal sample and hold” (SHS) briefly turns on the S/H transistor 62 after the charge accumulated beneath the photogate electrode 24 has been transferred to the floating diffusion node 30 and from there to the source follower transistor 36 and through row select transistor 38 to line 42, so that the capacitor 64 stores a voltage representing the amount of charge previously accumulated beneath the photogate electrode 24.

The readout circuit 60 also includes a reset sample and hold (S/H) circuit including a S/H transistor 72 and a signal storage capacitor 74 connected through the S/H transistor 72 and through the row select transistor 38 to the source of the source follower transistor 36. The other side of the capacitor 74 is connected to the source voltage V_(SS). The upper side of the capacitor 74 is also connected to the gate of a p-channel output transistor 76. The drain of the output transistor 76 is connected through a p-channel column select transistor 78 to a reset sample output node V_(OUTR) and through a load transistor 80 to the supply voltage V_(DD). A signal called “reset sample and hold” (SHR) briefly turns on the S/H transistor 72 immediately after the reset signal RST has caused reset transistor 31 to turn on and reset the potential of the floating diffusion node 30, so that the capacitor 74 stores the voltage to which the floating diffusion node 30 has been reset.

The readout circuit 60 provides correlated sampling of the potential of the floating diffusion node 30, first of the reset charge applied to node 30 by reset transistor 31 and then of the stored charge from the photogate 24. The two samplings of the diffusion node 30 charges produce respective output voltages V_(OUTR) and V_(OUTS) of the readout circuit 60. These voltages are then subtracted (V_(OUTS)-V_(OUTD)) by subtractor 82 to provide an output signal terminal 81 which is an image signal independent of pixel to pixel variations caused by fabrication variations in the reset voltage transistor 31 which might cause pixel to pixel variations in the output signal.

FIG. 2 illustrates a block diagram for a CMOS imager having a pixel array 200 with each pixel cell being constructed in the manner shown by element 14 of FIG. 1. FIG. 4 shows a 2×2 portion of pixel array 200. Pixel array 200 comprises a plurality of pixels arranged in a predetermined number of columns and rows. The pixels of each row in array 200 are all turned on at the same time by a row select line, e.g., line 86, and the pixels of each column are selectively output by a column select line, e.g., line 42. A plurality of rows and column lines are provided for the entire array 200. The row lines are selectively activated by the row driver 210 in response to row address decoder 220 and the column select lines are selectively activated by the column driver 260 in response to column address decoder 270. Thus, a row and column address is provided for each pixel. The CMOS imager is operated by the control circuit 250 which controls address decoders 220, 270 for selecting the appropriate row and column lines for pixel readout, and row and column driver circuitry 210, 260 which apply driving voltage to the drive transistors of the selected row and column lines.

FIG. 3 shows a simplified timing diagram for the signals used to transfer charge out of photodetector circuit 14 of the FIG. 1 CMOS imager. The photogate signal PG is nominally set to 5V and pulsed from 5V to 0V during integration. The reset signal RST is nominally set at 2.5V. As can be seen from the figure, the process is begun at time t₀ by briefly pulsing reset voltage RST to 5V. The RST voltage, which is applied to the gate 32 of reset transistor 31, causes transistor 31 to turn on and the floating diffusion node 30 to charge to the V_(DD) voltage present at n+ region 34 (less the voltage drop V_(TH) of transistor 31). This resets the floating diffusion node 30 to a predetermined voltage (V_(DD)-V_(TH)). The charge on floating diffusion node 30 is applied to the gate of the source follower transistor 36 to control the current passing through transistor 38, which has been turned on by a row select (ROW) signal, and load transistor 39. This current is translated into a voltage on line 42 which is next sampled by providing a SHR signal to the S/H transistor 72 which charges capacitor 74 with the source follower transistor output voltage on line 42 representing the reset charge present at floating diffusion node 30. The PG signal is next pulsed to 0 volts, causing charge to be collected in n+ region 26.

A transfer gate voltage TX, similar to the reset pulse RST, is then applied to transfer gate 28 of transistor 29 to cause the charge in n+ region 26 to transfer to floating diffusion node 30. It should be understood that for the case of a photogate, the transfer gate voltage TX may be pulsed or held to a fixed DC potential. For the implementation of a photodiode with a transfer gate, the transfer gate voltage TX must be pulsed. The new output voltage on line 42 generated by source follower transistor 36 current is then sampled onto capacitor 64 by enabling the sample and hold switch 62 by signal SHS. The column select signal is next applied to transistors 68 and 70 and the respective charges stored in capacitors 64 and 74 are subtracted in subtractor 82 to provide a pixel output signal at terminal 81. It should also be noted that CMOS imagers may dispense with the transfer gate 28 and associated transistor 29, or retain these structures while biasing the transfer transistor 29 to an always “on” state.

The operation of the charge collection of the CMOS imager is known in the art and is described in several publications such as Mendis et al., “Progress in CMOS Active Pixel Image Sensors,” SPIE Vol. 2172, pp. 19-29 (1994); Mendis et al., “CMOS Active Pixel Image Sensors for Highly Integrated Imaging Systems,” IEEE Journal of Solid State Circuits, Vol. 32(2) (1997); and Eric R. Fossum, “CMOS Image Sensors: Electronic Camera on a Chip,” IEDM Vol. 95, pp. 17-25 (1995) as well as other publications. These references are incorporated herein by reference.

Quantum efficiency is a problem in some imager applications due to the diffusion of signal carriers out of the photosite and into the substrate, where they become effectively lost. The loss of signal carriers results in decreased signal strength, increased cross talk, and the reading of an improper value for the adjacent pixels.

There is needed, therefore, an improved pixel sensor cell for use in an imager that exhibits improved quantum efficiency, a better signal-to-noise ratio, and reduced cross talk. A method of fabricating a pixel sensor cell exhibiting these improvements is also needed.

SUMMARY OF THE INVENTION

The present invention provides a pixel sensor cell formed in a retrograde well in a semiconductor substrate having improved quantum efficiency, an improved signal-to-noise ratio, and reduced cross talk. The retrograde well comprises a doped region with a vertically graded dopant concentration that is lowest at or near the substrate surface, and highest at the bottom of the well. The retrograde well would have an entire array of pixels formed therein, and may also have peripheral circuitry formed therein. If the peripheral circuitry is formed in the retrograde well, the well may have a different dopant profile in the peripheral region than in the array region. The highly concentrated region at the bottom of the retrograde well reflects signal carriers back to the photosensor so that they are not lost to the substrate. Also provided are methods for forming a pixel sensor cell in the retrograde well of the present invention.

The present invention also relates to a pixel sensor cell formed in a retrograde well in a semiconductor substrate together with imager periphery formed in an adjacent shallow periphery well. The retrograde well comprises a doped region with a vertically graded dopant concentration that is lowest at or near the substrate surface, and highest at the bottom of the well. The retrograde well would have an entire array of pixels formed therein. The shallow periphery well would have peripheral circuitry formed therein. The shallow periphery well has a different dopant profile than the retrograde well in the array region. The shallow periphery well has a highly concentrated region at the surface of the substrate which then gradually diminishes into the substrate.

Additional advantages and features of the present invention will be apparent from the following detailed description and drawings which illustrate preferred embodiments of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a representative circuit of a CMOS imager.

FIG. 2 is a block diagram of a CMOS pixel sensor chip.

FIG. 3 is a representative timing diagram for the CMOS imager.

FIG. 4 is a representative pixel layout showing a 2×2 pixel layout.

FIG. 5 is a cross-sectional view of two pixel sensor cells according to a first structural embodiment of the present invention.

FIG. 6 is a graph depicting the dopant concentration as a function of the depth of the retrograde well.

FIG. 7 is a cross-sectional view of a semiconductor wafer undergoing the process of a first process embodiment of the invention.

FIG. 8 shows the wafer of FIG. 7 at a processing step subsequent to that shown in FIG. 7.

FIG. 9 is a cross-sectional view of a semiconductor wafer undergoing the process of a second process embodiment of the invention.

FIG. 10 shows the wafer of FIG. 9 at a processing step subsequent to that shown in FIG. 9.

FIG. 11 is a cross-sectional view of two pixel sensor cells according to second structural embodiment of the present invention.

FIG. 12 is a graph depicting the dopant concentration as a function of the depth of the periphery well.

FIG. 13 is a cross-sectional view of a semiconductor wafer undergoing the process of a third process embodiment of the invention.

FIG. 14 shows the wafer of FIG. 13 at a processing step subsequent to that shown in FIG. 13.

FIG. 15 is an illustration of a computer system having a CMOS imager according to the present invention.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

In the following detailed description, reference is made to the accompanying drawings which form a part hereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. These to embodiments are described in sufficient detail to enable those skilled in the art to practice the invention, and it is to be understood that other embodiments may be utilized, and that structural, logical and electrical changes may be made without departing from the spirit and scope of the present invention.

The terms “wafer” and “substrate” are to be understood as including silicon-on-insulator (SOI) or silicon-on-sapphire (SOS) technology, doped and undoped semiconductors, epitaxial layers of silicon supported by a base semiconductor foundation, and other semiconductor structures. Furthermore, when reference is made to a “wafer” or “substrate” in the following description, previous process steps may have been utilized to form regions, junctions or material layers in or on the base semiconductor structure or foundation. In addition, the semiconductor need not be silicon-based, but could be based on silicon-germanium, germanium, or gallium arsenide. For exemplary purposes an imager formed of n-channel devices in a retrograde p-well is illustrated and described, but it should be understood that the invention is not limited thereto, and may include other combinations such as an imager formed of p-channel devices in a retrograde n-well.

The term “pixel” refers to a picture element unit cell containing a photosensor and transistors for converting electromagnetic radiation to an electrical signal. For purposes of illustration, a representative pixel is illustrated in the figures and description herein, and typically fabrication of all pixels in an imager will proceed simultaneously in a similar fashion. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims.

The structure of pixel cells 14 formed in retrograde wells 20 of the first structured embodiment are shown in more detail in FIG. 5. A pixel cell 14 may be formed in a substrate 16 having a retrograde layer or well 20 of a first conductivity type, which for exemplary purposes is treated as p-type. The retrograde well 20 has a vertically graded dopant concentration that is lowest at or near the substrate surface, and highest at the bottom of the well, as is shown in FIG. 6. The dopant concentration at the top of the retrograde well 20 is within the range of about 5×10¹⁴ to about 1×10¹⁷ atoms per cm³, and is preferably within the range of about 1×10¹⁵ to about 5×10¹⁶ atoms per cm³, and most preferably is about 5×10¹⁵ atoms per cm³. At the bottom of the retrograde well 20, the dopant concentration is within the range of about 1×10¹⁶ to about 2×10¹⁸ atoms per cm³, and is preferably within the range of about 5×10¹⁶ to about 1×10¹⁸ atoms per cm³, and most preferably is about 3×10¹⁷ atoms per cm³. A single retrograde well 20 as depicted in FIG. 5, spans all pixels in the array of pixels. At the surface, there may be V_(t), adjusting dopants that may cause the dopant concentration to also rise immediately adjacent to the surface to set the transistor V_(t)s.

A second retrograde well (not shown) may be formed in the substrate 16, and may have peripheral circuitry, such as, e.g., logic circuitry, formed therein. This second well may be doped similarly or differently from the first retrograde well 20, for example, the first retrograde well 20 may be doped to a first dopant level such as about 3×10¹⁷ atoms per cm³ at the bottom of the well and the second well may be doped to a second dopant level such as 5×10¹⁶ at the bottom of the well. At the surface in this second retrograde well, there may additionally be implants to control the V_(t)s of the transistors in this second well.

The pixel cell 14 includes: a photogate 24, a transfer gate 28 for transfer transistor 29, and a reset transistor gate 32 for the reset transistor 31. In addition, the photosensitive element in the pixel cell 14 is shown to be a photogate 24, but other photosensitive elements such as a photodiode or a photoconductor could be used. The source follower transistor and the row select transistor are shown schematically in FIG. 5. The transfer gate 28 and the reset gate 32 include a gate oxide layer 106 on the retrograde well 20, and a conductive layer 108 of doped polysilicon, tungsten, or other suitable material over the gate oxide layer 106. An insulating cap layer 110 of, for example, silicon dioxide, silicon nitride, or ONO (oxide-nitride-oxide), may be formed if desired; also a more conductive layer such as a silicide layer (not shown) may be used between the conductive layer 108 and the cap 110 of the transfer gate stack 28, source follower gate, row select gate, and reset gate stack 32, if desired. Insulating sidewalls 112 are also formed on the sides of the gate stacks 28, 32. These sidewalls may be formed of, for example, silicon dioxide or silicon nitride or ONO. The transfer gate 28 is not required but may advantageously be included. The photogate 24 is a semitransparent conductor and is shown as an overlapping gate. A second gate oxide 105 is provided over the retrograde well and under the photogate.

Underlying the photogate 24 and gate oxide layer 105 is a doped region 26 called the photosite, where photogenerated charges are stored. In between the reset transistor gate 32 and the transfer gate 28 is a doped region 30 that is the source for the reset transistor 31, and on the other side of the reset transistor gate 32 is a doped region 34 that acts as a drain for the reset transistor 31. The doped regions 26, 30, 34 are doped to a second conductivity type, which for exemplary purposes is treated as n-type. The second doped region 30 is a floating diffusion region, sometimes also referred to as a floating diffusion node, and it serves as the source for the reset transistor 31. The third doped region 34 is the drain of the reset transistor 31, and is also connected to voltage source Vdd.

As shown in FIG. 5, as light radiation 12 in the form of photons strikes the photosite 26, photo-energy is converted to electrical signals, i.e., carriers 120, which are stored in the photosite 26. The absorption of light creates electron-hole pairs. For the case of an n-doped photosite in a p-well, it is the electrons that are stored. For the case of a p-doped photosite in an n-well, it is the holes that are stored. In the exemplary pixel cell 14 having n-channel devices formed in a p-type retrograde well 20, the carriers 120 stored in the photosite 26 are electrons. The retrograde well 20 acts to reduce carrier loss to the substrate 16 by forming a concentration gradient that modifies the band diagram and serves to reflect electrons back towards the photosite 26, thereby increasing quantum efficiency of the pixel 14.

The retrograde well 20 is manufactured through a process in a first process embodiment of the invention described as follows, and illustrated by FIGS. 7 and 8. Referring now to FIG. 7, a substrate 16, which may be any of the types of substrates described above, is provided. Retrograde well 20 is then formed by suitable means such as blanket ion implantation of the entire wafer. The retrograde well 20 may also be implanted at a later stage of the process such as after field oxide formation. The implant may be patterned so that the array well and the periphery logic well could have different doping profiles.

Ion implantation is performed by placing the substrate 16 in an ion implanter, and implanting appropriate dopant ions into the substrate 16 at an energy of 100 keV to 5 MeV to form retrograde wells 20 having a dopant concentration that is lowest at or near the surface, and highest at the bottom of the well. The dopant concentration at the top of the retrograde well 20 is within the range of about 5×10¹⁴ to about 1×10¹⁷ atoms per cm³, and is preferably within the range of about 1×10¹⁵ to about 5×10¹⁶ atoms per cm³, and most preferably is about 5×10¹⁵ atoms per cm³. At the bottom of the retrograde well 20, the dopant concentration is within the range of about 1×10¹⁶ to about 2×10¹⁸ atoms per cm³, and is preferably within the range of about 5×10¹⁶ to about 1×10¹⁸ atoms per cm³, and most preferably is about 3×10¹⁷ atoms per cm³. If the retrograde well is to be a p-type well, a p-type dopant, such as boron, is implanted, and if the well 20 is to be an n-type well, an n-type dopant, such as arsenic, antimony, or phosphorous is implanted. The resultant structure is shown in FIG. 8. Multiple high energy implants may be used to tailor the profile of the retrograde well 20. Additionally, there may be V_(t) adjusting implants near the surface to set the V_(t)s of the transistors in the well. For simplicity, FIG. 6 does not show any V_(t) adjusting implants near the surface that could cause the dopant concentration immediately adjacent to the surface to elevate.

Referring now to FIGS. 9 and 10, which illustrate a second process embodiment of the invention, field oxide regions 114 may be formed around the pixel cell 14 prior to the formation of the retrograde well 20. The field oxide regions are formed by any known technique such as thermal oxidation of the underlying silicon in a LOCOS process or by etching trenches and filling them with oxide in an STI process. Following field oxide 114 formation, the retrograde wells 20 may then be formed by blanket implantation as shown in FIG. 10 or by masked implantation (not shown).

Subsequent to formation of the retrograde well 20, by either of the processes described above, the devices of the pixel sensor cell 14, including the photogate 24, the transfer gate 28, reset transistor 31, the source follower 36 and the row select transistor 38, all shown in FIG. 5, are formed by well-known methods. Doped regions 26, 30, and 34 are formed in the retrograde well 20, and are doped to a second conductivity type, which for exemplary purposes will be considered to be n-type. The doping level of the doped regions 26, 30, 34 may vary but should be higher than the doping level at the top of the retrograde well 20, and greater than 5×10¹⁶ atoms per cm³. If desired, multiple masks and resists may be used to dope these regions to different levels. Doped region 26 may be variably doped, such as either n+ or n− for an n-channel device. Doped region 34 should be strongly doped, i.e., for an n-channel device, the doped region 34 will be doped as n+. Doped region 30 is typically strongly doped (n+), and would not be lightly doped (n−) unless a buried contact is also used.

The pixel sensor cell 14 is essentially complete at this stage, and conventional processing methods may be used to form contacts and wiring to connect gate lines and other connections in the pixel cell 14. For example, the entire surface may then be covered with a passivation layer of, e.g., silicon dioxide, BSG, PSG, or BPSG, which is CMP planarized and etched to provide contact holes, which are then metallized to provide contacts to the photogate, reset gate, and transfer gate. Conventional multiple layers of conductors and insulators may also be used to interconnect the structures in the manner shown in FIG. 1.

Reference is now made to FIG. 11. The structure of pixel cells 314 formed in retrograde wells 320 and logic circuitry 360 formed in periphery wells 350 of a second structural embodiment are shown in more detail in FIG. 11. A pixel cell 314 may be formed in a substrate 316 having a retrograde layer or well 320 of a first conductivity type, which for exemplary purposes is treated as p-type. The retrograde well 320 has a vertically graded dopant concentration that is lowest at or near the substrate surface, and highest at the bottom of the well, as is shown in FIG. 6. The dopant concentration at the top of the retrograde well 320 is within the range of about 5×10¹⁴ to about 1×10¹⁷ atoms per cm³, and is preferably within the range of about 1×10¹⁵ to about 5×10¹⁶ atoms per cm³, and most preferably is about 5×10¹⁵ atoms per cm³. At the bottom of the retrograde well 320, the dopant concentration is within the range of about 1×10¹⁶ to about 2×10¹⁸ atoms per cm³, and is preferably within the range of about 5×10¹⁶ to about 1×10¹⁸ atoms per cm³, and most preferably is about 3×10¹⁷ atoms per cm³.

A periphery well 350 is formed in the substrate 316, and may have peripheral circuitry, such as, e.g., logic circuitry, formed therein. The periphery well 350 is doped differently from the retrograde well 320. For example, the periphery well may be doped to a first dopant level from about 1×10¹⁶ to about 2×10¹⁸ atoms per cm³ at the top of said retrograde well, preferably from about 5×10¹⁶ to about 1×10¹⁸, most preferably from about 3×10¹⁷ atoms per cm³. A representative doping concentration for the periphery well 350 is shown in FIG. 12. For simplicity, FIG. 12 does not show any V_(t) adjusting implants near the surface that could cause the dopant concentration immediately adjacent to the surface to elevate. As can be seen by comparing FIGS. 6 and 12, while the doping concentration of the retrograde well increases with depth to a certain point, the doping concentration of the periphery well decreases with depth. Moreover, as illustrated in FIG. 11, the retrograde well extends deeper into the substrate than does the periphery well. The retrograde well 320 and periphery well 350 are shown in FIG. 11 as being separated by field oxide regions 310.

The pixel cell 314 includes: a photogate 324, a transfer transistor 328, and a reset transistor 332. In addition, the photosensitive element in the pixel cell 314 is shown to be a photogate 324, but other photosensitive elements such as a photodiode or a photoconductor could be used. The source follower transistor and the row select transistor are not shown but are schematically arranged the same as transistors 36 and 38 shown in FIG. 5. The transfer transistor 328 and the reset transistor 332 include a gate oxide layer 327 and a conductive layer 329 of doped polysilicon, tungsten, or other suitable material over the gate oxide layer as described above with reference to FIG. 5. An insulating cap layer 331 of, for example, silicon dioxide, silicon nitride, or ONO (oxide-nitride-oxide), may be formed if desired; also a more conductive layer such as a silicide layer (not shown) may be used between the conductive layer and the cap of the transfer transistor 328 and reset transistor 332, if desired. Insulating sidewalls 333 are also formed on the sides of the transistor gate stacks 328, 332. These sidewalls may be formed of, for example, silicon dioxide or silicon nitride or ONO. The transfer transistor is not required but may advantageously be included. The photogate 324 is a semitransparent conductor and is shown as an overlapping gate.

Underlying the photogate 324 is an oxide layer 335 and below that a doped region 326 which acts as the photosite, where photogenerated charges are stored. In between the reset transistor 332 and the transfer transistor 328 is a doped region 330 that is the source for the reset transistor 332, and on the other side of the reset transistor gate 332 is a doped region 334 that acts as a drain for the reset transistor 332. The doped regions 326, 330, 334 are doped to a second conductivity type, which for exemplary purposes is treated as n-type. The second doped region 330 is the floating diffusion region, sometimes also referred to as a floating diffusion node, and it serves as the source for the reset transistor 332. The third doped region 334 is the drain of the reset transistor 332, and is also connected to voltage source Vdd. The line 339 is a conductor which connects to a source follower and row select transistor in the manner illustrated in FIG. 5.

The retrograde well 320 acts to reduce carrier loss to the substrate 316 by forming a concentration gradient that modifies the band diagram and serves to reflect electrons back towards the photosite 326, thereby increasing quantum efficiency of the pixel 314.

The periphery well 350 may include periphery and logic circuitry. The periphery circuit is depicted as readout transistor circuit 360 in FIG. 11, however, it should be understood that readout circuit may include periphery and logic circuitry such as, for example, a signal sample and hold (S/H) circuit and a reset sample and hold circuit. The signal sample and hold circuit may include a S/H n-channel field effect transistor and a signal storage capacitor, and load transistor, as shown in FIG. 1 and described above. The reset sample and hold (S/H) circuit may include a S/H transistor, a signal storage capacitor, p-channel output transistor, p-channel column select transistor, load transistor or any other similar transistor, as shown in FIG. 1 and described above.

The substrate including retrograde and periphery wells 320, 350 is manufactured through a process in a third process embodiment described as follows, and illustrated by FIGS. 13 and 14. Referring now to FIG. 13, a substrate 316, which may be any of the types of substrates described above, is provided. Retrograde well 320 is then formed by suitable means such as blanket ion implantation of the entire wafer, with or without masking. FIG. 13 shows a masked ion implantation. The retrograde well 320 may be implanted at a later stage of the process such as after field oxide formation or after implantation of the periphery well.

Ion implantation for well 320 is performed by placing the substrate 316 in an ion implanter, and implanting appropriate dopant ions into the substrate 316 at an energy of 100 keV to 5 MeV to form retrograde wells 320 having a dopant concentration that is lowest at or near the surface, and highest at the bottom of the well. The dopant concentration at the top of the retrograde well 320 is within the range of about 5×10¹⁴ to about 1×10¹⁷ atoms per cm³, and is preferably within the range of about 1×10¹⁵ to about 5×10¹⁶ atoms per cm³, and most preferably is about 5×10¹⁵ atoms per cm³. At the bottom of the retrograde well 20, the dopant concentration is within the range of about 1×10¹⁶ to about 2×10¹⁸ atoms per cm³, and is preferably within the range of about 5×10¹⁶ to about 1×10¹⁸ atoms per cm³, and most preferably is about 3×10¹⁷ atoms per cm³. If the retrograde well is to be a p-type well, a p-type dopant, such as boron, is implanted, and if the well 320 is to be an n-type well, an n-type dopant, such as arsenic, antimony, or phosphorous is implanted.

Reference is now made to FIG. 14. Periphery well 350 is then formed by suitable means such as masked blanket ion implantation of the entire wafer. The periphery well 350 may be implanted at a later stage of the process such as after field oxide formation or before the implantation of retrograde well 320.

Ion implantation is performed by placing the substrate 316 in an ion implanter, and implanting appropriate dopant ions into the substrate 316 at an energy of 100 keV to 5 MeV to form periphery well 350 having a dopant concentration that is highest at the surface, and decreases asymptotically to the bottom of the well. The dopant concentration at the top of the periphery well 350 is within the range of dopant concentration is within the range of about 1×10¹⁶ to about 2×10¹⁸ atoms per cm³, and is preferably within the range of about 5×10¹⁶ to about 1×10¹⁸ atoms per cm³, and most preferably is about 3×10¹⁷ atoms per cm³. If the periphery well 350 is to be a p-type well, a p-type dopant, such as boron, is implanted, and if the periphery well 350 is to be an n-type well, an n-type dopant, such as arsenic, antimony, or phosphorous is implanted.

The pixel sensor cell 314 is then subjected to conventional processing methods to form other elements, contacts, wiring to connect gate lines and the like to arrive at the structure generally shown in FIG. 1.

A typical processor based system which includes a CMOS imager device according to the present invention is illustrated generally at 400 in FIG. 15. A processor based system is exemplary of a system having digital circuits which could include CMOS imager devices. Without being limiting, such a system could include a computer system, camera system, scanner, machine vision system, vehicle navigation system, video telephone, surveillance system, auto focus system, star tracker system, motion detection system, image stabilization system and data compression system for high-definition television, all of which can utilize the present invention.

A processor system, such as a computer system, for example generally comprises a central processing unit (CPU) 444, e.g., a microprocessor, that communicates with an input/output (I/O) device 446 over a bus 452. The CMOS imager 442 also communicates with the system over bus 452. The computer system 400 also includes random access memory (RAM) 448, and, in the case of a computer system may include peripheral devices such as a floppy disk drive 454 and a compact disk (CD) ROM drive 456 which also communicate with CPU 444 over the bus 452. CMOS imager 442 is preferably constructed as an integrated circuit which includes pixels containing a photosensor such as a photogate or photodiode formed in a retrograde well, as previously described with respect to FIGS. 5 through 14. The CMOS imager 442 may be combined with a processor, such as a CPU, digital signal processor or microprocessor, with or without memory storage in a single integrated circuit, or may be on a different chip than the processor.

As can be seen by the embodiments described herein, the present invention encompasses a pixel sensor cell formed in a retrograde well. The pixel sensor cell has improved quantum efficiency and an improved signal-to-noise ratio due to the presence of a doping gradient induced electric field created in the bottom of the retrograde well which reflects signal carriers back to the photosensitive node. By reflecting photogenerated carriers back to the storage node the retrograde p-well also reduces the number of carriers diffusing to adjacent pixels and so also reduces cross talk.

It should again be noted that although the invention has been described with specific reference to CMOS imaging circuits having a photogate and a floating diffusion region, the invention has broader applicability and may be used in any CMOS imaging apparatus. Similarly, the process described above is but one method of many that could be used. The above description and drawings illustrate preferred embodiments which achieve the objects, features and advantages of the present invention. It is not intended that the present invention be limited to the illustrated embodiments. Any modification of the present invention which comes within the spirit and scope of the following claims should be considered part of the present invention. 

What is claimed as new and desired to be protected by Letters Patent of the United States is:
 1. A method of forming a photosensor for an imaging device, said method comprising: forming a retrograde well of a first conductivity type in a substrate; forming a periphery well of said first or a second conductivity in the substrate; forming a photosensor within the retrograde well; and forming output circuitry within the periphery well.
 2. A method as in claim 1, wherein the periphery well is of said second conductivity type.
 3. The method according to claim 1, wherein forming said retrograde includes an ion implantation step.
 4. The method according to claim 1, wherein forming a periphery well includes an ion implantation step.
 5. The method of claim 1, wherein said retrograde well is formed such that a concentration of the first conductivity type increases from the top toward the bottom of said retrograde well for at least an upper portion of said retrograde well.
 6. The method of claim 1, wherein said periphery well is formed such that a concentration of the first conductivity type or the second conductivity type decreases from the top toward the bottom of said periphery well.
 7. The method of claim 1, wherein said retrograde well is deeper than said periphery well.
 8. The method according to claim 1, wherein the first conductivity type is p-type and said second conductivity is n-type.
 9. The method according to claim 1, wherein said periphery well is formed as said first conductivity type.
 10. The method according to claim 8, wherein the retrograde well is doped with boron.
 11. The method according to claim 9, wherein the periphery well is doped with a dopant selected from the group consisting of arsenic, antimony, and phosphorous.
 12. The method according to claim 1, wherein the first conductivity type is n-type and said second conductivity type is p-type.
 13. The method according to claim 12, wherein the retrograde well is doped with a dopant selected from the group consisting of arsenic, antimony, and phosphorous.
 14. The method according to claim 12, wherein the periphery well is doped with boron.
 15. The method according to claim 5, wherein said formed retrograde well has a dopant concentration within the range of about 1×10¹⁶ to about 2×10¹⁸ atoms per cm³ at the bottom of said retrograde well.
 16. The method according to claim 5, wherein said formed retrograde well has a dopant concentration within the range of about 5×10¹⁴ to about 1×10¹⁷ atoms per cm³ at the top of said retrograde well.
 17. The method according to claim 15, wherein said formed retrograde well has a dopant concentration within the range of about 5×10¹⁶ to about 1×10¹⁸ atoms per cm³ at the bottom of said retrograde well.
 18. The method according to claim 16, wherein said formed retrograde well has a dopant concentration within the range of about 1×10¹⁵ to about 5×10¹⁶ atoms per cm³ at the top of said retrograde well.
 19. The method according to claim 17, wherein said formed retrograde well has a dopant concentration of about 3×10¹⁷ atoms per cm³ at the bottom of said retrograde well.
 20. The method according to claim 18, wherein said formed retrograde well has a dopant concentration of about 5×10¹⁵ atoms per cm³ at the top of said retrograde well.
 21. The method according to claim 6, wherein said formed periphery well has a dopant concentration within the range of about 1×10¹⁶ to about 2×10¹⁸ atoms per cm³ at the top of said periphery well.
 22. The method according to claim 21, wherein said formed periphery well has a dopant concentration within the range of about 5×10¹⁶ to about 1×10¹⁸ atoms per cm³ at the top of said retrograde well.
 23. The method according to claim 22, wherein said formed periphery well has a dopant concentration of about 3×10¹⁷ atoms per cm³ at the top of said retrograde well.
 24. The method according to claim 6, wherein said formed periphery well has a dopant concentration greater than or equal to 1×10¹⁶ atoms per cm³ at the bottom of said periphery well.
 25. The method according to claim 6, wherein said periphery well has a dopant concentration of about 5×10¹⁵ atoms per cm³ at the bottom of said periphery well.
 26. The method according to claim 1, wherein the photosensor forming step is a photodiode sensor forming step.
 27. The method according to claim 1, wherein the photosensor forming step is a photoconductor forming step.
 28. The method according to claim 1, wherein the photosensor forming step is a photogate forming step.
 29. The method according to claim 1, further comprising forming a diffusion node in said retrograde well and forming a transfer gate in said retrograde well between said photosensor and diffusion node.
 30. A method of forming a pixel sensor cell for an imaging device, said method comprising: forming a retrograde well of a first conductivity type in a substrate; forming a periphery well of a first conductivity type in said substrate adjacent said retrograde well; forming a photosensitive region in the retrograde well; forming a photosensor on an upper surface of the photosensitive region for controlling the collection of charge therein; forming a floating diffusion region of a second conductivity type in the retrograde well for receiving charges transferred from said photosensitive region; and forming output circuitry on an upper surface of said periphery well.
 31. The method of claim 30, wherein said retrograde well is formed such a concentration of the first conductivity type increases from the top toward the bottom of said retrograde well for at least an upper portion of said retrograde well.
 32. The method of claim 30, wherein said periphery well is formed such that a concentration of the first conductivity type or the second conductivity type decreases from the top toward the bottom of said periphery well.
 33. The method of claim 30, wherein said retrograde well is deeper than said periphery well.
 34. The method according to claim 30, wherein the first conductivity type is p-type, and the second conductivity type is n-type.
 35. The method according to claim 34, wherein the retrograde well is doped with boron.
 36. The method according to claim 34, wherein the periphery well is doped with boron.
 37. The method according to claim 30, wherein the first conductivity type is n-type, and the second conductivity type is p-type.
 38. The method according to claim 37, wherein the retrograde well is doped with a dopant selected from the group consisting of arsenic, antimony, and phosphorous.
 39. The method according to claim 37, wherein the periphery well is doped with a dopant selected from the group consisting of arsenic, antimony, and phosphorous.
 40. The method according to claim 31, wherein said formed retrograde well has a dopant concentration within the range of about 1×10¹⁶ to about 2×10¹⁸ atoms per cm³ at the bottom of said retrograde well.
 41. The method according to claim 31, wherein said formed retrograde well has a dopant concentration within the range of about 5×10¹⁴ to about 1×10¹⁷ atoms per cm³ at the top of said retrograde well.
 42. The method according to claim 40, wherein said formed retrograde well has a dopant concentration within the range of about 1×10¹⁶ to about 1×10¹⁸ atoms per cm³ at the bottom of said retrograde well.
 43. The method according to claim 41, wherein said formed retrograde well has a dopant concentration within the range of about 1×10¹⁵ to about 5×10¹⁶ atoms per cm³ at the top of said retrograde well.
 44. The method according to claim 42, wherein said formed retrograde well has a dopant concentration of about 3×10¹⁷ atoms per cm³ at the bottom of said retrograde well.
 45. The method according to claim 43, wherein said formed retrograde well has a dopant concentration within the range of about 5×10¹⁵ atoms per cm³ at the top of said retrograde well.
 46. The method according to claim 32, wherein said formed periphery well has a dopant concentration within the range of about 1×10¹⁶ to about 2×10¹⁸ atoms per cm³ at the top of said periphery well.
 47. The method according to claim 46, wherein said formed periphery well has a dopant concentration within the range of about 5×10¹⁶ to about 1×10¹⁸ atoms per cm³ at the top of said periphery well.
 48. The method according to claim 47, wherein said formed periphery well has a dopant concentration of about 3×10¹⁷ atoms per cm³ at the top of said periphery well.
 49. The method according to claim 32, wherein said formed periphery well has a dopant concentration greater than or equal to 1×10¹⁶ atoms per cm³ at the bottom of said periphery well.
 50. The method according to claim 32, wherein said formed periphery well has a dopant concentration of about 5×10¹⁵ atoms per cm³ at the bottom of said periphery well.
 51. The method according to claim 30, wherein the photosensor is a photodiode sensor.
 52. The method according to claim 30, wherein the photosensor is a photoconductor sensor.
 53. The method according to claim 30, wherein the photosensor is a photogate sensor.
 54. The method according to claim 30, further comprising forming a transfer gate on the retrograde well between the photosensor and the floating diffusion region. 